|
JP2013038444A
|
|
Interconnecting structure body and forming method therefor
|
|
JP2012129570A
|
|
Method of manufacturing chip
|
|
JP2012156513A
|
|
Design and assembly of high-performance subsystem
|
|
WO2011014409A1
|
|
System-in packages
|
|
CN102439719A
|
|
System-in packages
|
|
CN105140136A
|
|
Integrated circuit chip using top post-passivation technology and bottom structure technology
|
|
TW200913103A
|
|
Chip assembly
|
|
US2008284032A1
|
|
High performance system-on-chip using post passivation process
|
|
US2008251940A1
|
|
Chip package
|
|
TW200843033A
|
|
Voltage regulator integrated with semiconductor chip
|
|
TW200826170A
|
|
Method for fabricating and testing semiconductor wafer
|
|
US2008048328A1
|
|
Chip structure and process for forming the same
|
|
US2008042297A1
|
|
Post passivation interconnection schemes on top of the IC chips
|
|
US2008012132A1
|
|
Chip structure with redistribution traces
|
|
US2008054457A1
|
|
Semiconductor chip and method for fabricating the same
|
|
US2008054441A1
|
|
Chip package and method for fabricating the same
|
|
TW200814212A
|
|
Semiconductor chip and method for fabricating the same
|
|
US2008038874A1
|
|
Chip package and method for fabricating the same
|
|
TW200812040A
|
|
Chip package and method for fabricating the same
|
|
TW200802660A
|
|
Semiconductor chip structure
|
