Semiconductor device employing aluminum alloy lead-frame with anodized aluminum
US2015249045A1
Power semiconductor device and preparation method thereof
US2015162257A1
Method and structure for wafer level packaging with large contact area
US2015087114A1
Method for packaging a power device with bottom source electrode
US8778735B1
Packaging method of molded wafer level chip scale package (WLCSP)
US2014361419A1
Packaged power semiconductor with interconnection of dies and metal clips on lead frame
US2014361418A1
Semiconductor package of a flipped MOSFET chip and a multi-based die paddle with top surface groove-divided multiple connecting areas for connection to the flipped MOSFET electrodes
US2014191334A1
Stacked power semiconductor device using dual lead frame
US2014091446A1
Semiconductor device employing aluminum alloy lead-frame with anodized aluminum
US2013037917A1
Wafer level chip scale package with thick bottom metal exposed and preparation method thereof
US2013210195A1
Packaging method of molded wafer level chip scale package (WLCSP)
US2012235289A1
Power device with bottom source electrode
US2013037962A1
Wafer level packaging structure with large contact area and preparation method thereof
US2013210215A1
Packaging method with backside wafer dicing
US2013037935A1
Wafer level package structure and the fabrication method thereof
US2012299119A1
Stacked power semiconductor device using dual lead frame and manufacturing method
US2011193208A1
Semiconductor package of a flipped MOSFET and its manufacturing method
US2012164794A1
Method of making a copper wire bond package
US2012146202A1
Top exposed package and assembly method
US2011062506A1
Metal oxide semiconductor field effect transistor integrating a capacitor
