Learn more

SMIC CHANGJIANG SEMICONDUCTOR (JIANGYIN) CO LTD

Overview
  • Total Patents
    16
  • GoodIP Patent Rank
    104,271
  • Filing trend
    ⇩ 100.0%
About

SMIC CHANGJIANG SEMICONDUCTOR (JIANGYIN) CO LTD has a total of 16 patent applications. It decreased the IP activity by 100.0%. Its first patent ever was published in 2015. It filed its patents most often in China. Its main competitors in its focus markets semiconductors, computer technology and telecommunications are ZOWIE TECHNOLOGY CORP, WU PING-CHANG and JIANGYIN CHANGDIAN ADVANCED PACKAGING CO LTD.

Patent filings in countries

World map showing SMIC CHANGJIANG SEMICONDUCTOR (JIANGYIN) CO LTDs patent filings in countries
# Country Total Patents
#1 China 16

Patent filings per year

Chart showing SMIC CHANGJIANG SEMICONDUCTOR (JIANGYIN) CO LTDs patent filings per year from 1900 to 2020

Top inventors

# Name Total Patents
#1 Lin Zhengzhong 16
#2 He Zhihong 9
#3 Chen Yanheng 5
#4 Wu Zhengda 5
#5 Cai Qifeng 4
#6 Lin Zhangshen 3
#7 Lin Zhengda 3
#8 Qiu Yuedong 1
#9 Lyu Jiao 1
#10 Tang Hong 1

Latest patents

Publication Filing date Title
CN107170721A The encapsulating structure and method for packing of fingerprint recognition chip
CN107146779A The encapsulating structure and method for packing of fingerprint recognition chip
CN107146778A The encapsulating structure and method for packing of fingerprint recognition chip
CN107104058A Fan-out-type list die package structure and preparation method thereof
CN107146785A Fan-out package structure of antenna and preparation method thereof is stacked with 3D
CN107123604A A kind of method for packing of double-faced forming
CN107104090A Re-wiring layer, the encapsulating structure with the re-wiring layer and preparation method
CN106684056A Fan-out type wafer-level packaging structure and preparation method thereof
CN106887393A It is integrated with the method for packing of the encapsulating structure of power transmission chip
CN106684055A Fan-out type wafer level encapsulation structure and preparation method thereof
CN106684054A Wafer level chip scale packaging structure and preparation method thereof
CN106684053A Silicon wafer stage chip scale packaging structure and manufacturing method thereof
CN106684006A Double-sided fan out type wafer level packing method and packaging structure
CN106531710A Packager piece of integrated power supply system and package method
CN106098630A A kind of fan-out-type wafer-level packaging method and packaging part
CN106486444A Projection cube structure, package assembling and forming method thereof