|
JP2010239137A
|
|
Design and assembly of high-performance subsystem
|
|
JP2006332694A
|
|
Method for forming metal bumps on semiconductor surface
|
|
TWI250598B
|
|
Chip structure with bumps and testing pads
|
|
TWI236722B
|
|
Chip structure
|
|
TW200603353A
|
|
Chip structure with redistribution circuit, chip package and manufacturing process thereof
|
|
TWI226114B
|
|
Multi chips assembling structure and method for assembling chips
|
|
TWI230989B
|
|
Chip bonding method
|
|
TW200427057A
|
|
High performance system-on-chip inductor using post passivation process
|
|
TW200425366A
|
|
Method of wire bonding over active area of a semiconductor circuit
|
|
US2005186690A1
|
|
Method for improving semiconductor wafer test accuracy
|
|
US6936531B2
|
|
Process of fabricating a chip structure
|
|
TWI225288B
|
|
Chip structure
|
|
TW200504926A
|
|
Chip structure with passive devices and method for forming the same
|
|
US2004016948A1
|
|
High performance system-on-chip discrete components using post passivation process
|
|
TW200425253A
|
|
Chip structure with capacitor and method for forming the same
|
|
US2004070086A1
|
|
Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits
|
|
US6798073B2
|
|
Chip structure and process for forming the same
|
|
US2004129558A1
|
|
Method of metal sputtering for integrated circuit metal routing
|
|
TW567590B
|
|
Circuit structure
|
|
TW548745B
|
|
Method for fabricating a conductive structure on a wafer
|
