|
US2014043757A1
|
|
Electro-rheological micro-channel anisotropic cooled integrated circuits and methods thereof
|
|
US2013259488A1
|
|
Reactive metal optical security device and methods of fabrication and use
|
|
US2013249596A1
|
|
Inactivity triggered self clocking logic family
|
|
US2011078382A1
|
|
Adaptive linesize in a cache
|
|
US2011026806A1
|
|
Detecting chip alterations with light emission
|
|
US2011027962A1
|
|
Trench decoupling capacitor formed by RIE lag of through silicon via (TSV) etch
|
|
US2011019819A1
|
|
System and method of masking electromagnetic interference (EMI) emissions of a circuit
|
|
US2010011278A1
|
|
Soft error correction in sleeping processors
|
|
US2009224388A1
|
|
Semiconductor chip stacking for redundancy and yield improvement
|
|
US2009121287A1
|
|
Dual wired integrated circuit chips
|
|
US2009114913A1
|
|
Test structure and methodology for three-dimensional semiconductor structures
|
|
US2009108435A1
|
|
Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly
|
|
US2009085152A1
|
|
Three dimensional vertical E-fuse structures and methods of manufacturing the same
|
|
US2008165521A1
|
|
Three-dimensional architecture for self-checking and self-repairing integrated circuits
|
|
US2003114944A1
|
|
System and method for target-based compact modeling
|
