|
US2013196493A1
|
|
Silicon-on-insulator substrate and method of forming
|
|
US2013168835A1
|
|
High resistivity silicon-on-insulator substrate and method of forming
|
|
US2013140668A1
|
|
Forming structures on resistive substrates
|
|
US2013141114A1
|
|
Non-linear kerf monitor and design structure thereof
|
|
US2013134518A1
|
|
Noble gas implantation region in top silicon layer of semiconductor-on-insulator substrate
|
|
US2012146158A1
|
|
Semiconductor device including asymmetric lightly doped drain (LDD) region, related method and design structure
|
|
US2012038024A1
|
|
Low harmonic RF switch in SOI
|
|
US2012025345A1
|
|
Method, apparatus, and design structure for silicon-on-insulator high-bandwidth circuitry with reduced charge layer
|
|
US2011260281A1
|
|
Shielding for high-voltage semiconductor-on-insulator devices
|
|
US2011131542A1
|
|
Silicon-on-insulator (SOI) structure configured for reduced harmonics, design structure and method
|
|
US2011127529A1
|
|
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
|
|
US2010244934A1
|
|
SOI radio frequency switch with enhanced electrical isolation
|
|
US2010156511A1
|
|
BIAS voltage generation circuit for an SOI radio frequency switch
|
|
US2009250772A1
|
|
Field effect transistor and method of manufacture
|
