|
US2011186960A1
|
|
Techniques and configurations for recessed semiconductor substrates
|
|
US2011121444A1
|
|
Semiconductor package with a semiconductor die embedded within substrates
|
|
WO2011056466A1
|
|
Thermally controlled, anti-shock apparatus for automotive electronics
|
|
US2010301467A1
|
|
Wirebond structures
|
|
US8330477B1
|
|
Test engine for integrated circuit chip testing
|
|
US8999786B1
|
|
Reducing source contact to gate spacing to decrease transistor pitch
|
|
US8861214B1
|
|
High resistivity substrate for integrated passive device (IPD) applications
|
|
US7694440B1
|
|
Insole cushioning device with repelling magnetic field
|
