|
US2021091183A1
|
|
Heterojunction bipolar transistor
|
|
US2021091189A1
|
|
Heterojunction bipolar transistor
|
|
US10784846B1
|
|
Differential clock duty cycle correction with hybrid current injectors and tapered digital to analog converter
|
|
US10788877B1
|
|
Transition once multiplexer circuit
|
|
US2021091180A1
|
|
Virtual bulk in semiconductor on insulator technology
|
|
US10735000B1
|
|
Pre-driver circuits for an output driver
|
|
US10816728B1
|
|
Polarizers with confinement cladding
|
|
US2021111141A1
|
|
Partitioned substrates with interconnect bridge
|
|
US10747030B1
|
|
Electro-optic modulators with stacked layers
|
|
US10910276B1
|
|
STI structure with liner along lower portion of longitudinal sides of active region, and related FET and method
|
|
US10832839B1
|
|
Metal resistors with a non-planar configuration
|
|
US2021082532A1
|
|
Sensing circuits for charge trap transistors
|
|
US2021074842A1
|
|
Semiconductor device with gate cut structure
|
|
US10809633B1
|
|
Overlay control with corrections for lens aberrations
|
|
US2021074730A1
|
|
Vertically stacked field effect transistors
|
|
US10892222B1
|
|
Anti-fuse for an integrated circuit (IC) product and method of making such an anti-fuse for an IC product
|
|
US10747254B1
|
|
Circuit structure for adjusting PTAT current to compensate for process variations in device transistor
|
|
US2021063531A1
|
|
Transmitter unit suitable for millimeter wave devices
|
|
US2021066463A1
|
|
Stress layout optimization for device performance
|
|
US2021066118A1
|
|
Semiconductor structures including stacked depleted and high resistivity regions
|
