|
US2016064341A1
|
|
Microelectronic packages having texturized solder pads and methods for the fabrication thereof
|
|
US2015371960A1
|
|
System-in-packages having vertically-interconnected leaded components and methods for the fabrication thereof
|
|
US2015333028A1
|
|
Wafer level packages having non-wettable solder collars and methods for the fabrication thereof
|
|
US2015262981A1
|
|
Leadframe-based system-in-packages having sidewall-mounted surface mount devices and methods for the production thereof
|
|
US2015145108A1
|
|
Methods for the production of microelectronic packages having radiofrequency stand-off layers
|
|
US2015137381A1
|
|
Optically-masked microelectronic packages and methods for the fabrication thereof
|
|
US2015061139A1
|
|
Microelectronic packages containing opposing devices and methods for the fabrication thereof
|
|
US2014353840A1
|
|
Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof
|
|
US2014264945A1
|
|
Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof
|
|
US2014239497A1
|
|
Packaged semiconductor device
|
|
US8741666B1
|
|
Methods relating to intermetallic testing of bond integrity between bond pads and copper-containing bond wires
|
