US2020203330A1
|
|
Abstracted NAND Logic In Stacks
|
US2020203316A1
|
|
Stacked architecture for three-dimensional nand
|
US2020203368A1
|
|
3D NAND—high aspect ratio strings and channels
|
US2019371708A1
|
|
Hard IP blocks with physically bidirectional passageways
|
US2020075553A1
|
|
Integrated voltage regulator and passive components
|
US2019280421A1
|
|
Configurable smart object system with grid or frame-based connectors
|
US2019280428A1
|
|
Configurable smart object system with magnetic contacts and magnetic assembly
|
US2019280408A1
|
|
Configurable smart object system with clip-based connectors
|
US2019305093A1
|
|
Transistor level interconnection methodologies utilizing 3D interconnects
|
EP3698402A1
|
|
3d compute circuit with high density z-axis interconnects
|
WO2019079631A1
|
|
Face-to-face mounted ic dies with orthogonal top interconnect layers
|
US2019123023A1
|
|
3D compute circuit with high density Z-axis interconnects
|
US2019123022A1
|
|
3D Compute circuit with high density z-axis interconnects
|
US2019123024A1
|
|
3D processor
|
US2020051999A1
|
|
Device disaggregation for improved performance
|
US2019029132A1
|
|
Configurable smart object system with methods of making modules and contactors
|
US2019097362A1
|
|
Configurable smart object system with standard connectors for adding artificial intelligence to appliances, vehicles, and devices
|
US2020081250A1
|
|
Head mounted viewer for AR and VR scenes
|
US2020081251A1
|
|
Stacked optical waveguides
|
US2019392104A1
|
|
Systems and methods for inter-die block level design
|