US2014070316A1
|
|
Method of replacement source/drain for 3D CMOS transistors
|
US2013146947A1
|
|
Self-aligned emitter-base in advanced BiCMOS technology
|
US2013140634A1
|
|
Method of replacing silicon with metal in integrated circuit chip fabrication
|
US2013119436A1
|
|
Interface control in a bipolar junction transistor
|
US2013119442A1
|
|
Junction field-effect transistor with raised source and drain regions formed by selective epitaxy
|
US2013032883A1
|
|
Fabrication of field-effect transistors with atomic layer doping
|
US2012190216A1
|
|
Annealing techniques for high performance complementary metal oxide semiconductor (cmos) device fabrication
|
US2012228611A1
|
|
Methods of fabricating a bipolar junction transistor with a self-aligned emitter and base
|
US2012068193A1
|
|
Structure and method for increasing strain in a device
|
US2011316046A1
|
|
Field effect transistor device
|
US2011316044A1
|
|
Delta monolayer dopants epitaxy for embedded source/drain silicide
|
US2011260213A1
|
|
Monolayer dopant embedded stressor for advanced CMOS
|
US2011227159A1
|
|
Thin-BOX metal backgate extremely thin SOI device
|
US2011171788A1
|
|
Fabrication of field effect devices using spacers
|
US2011079855A1
|
|
Merged FinFETs and method of manufacturing the same
|
US2009242989A1
|
|
Complementary metal-oxide-semiconductor device with embedded stressor
|