Dual-complementary integrating duty cycle detector with dead band noise rejection
JP2009048751A
Error correction code (ecc) circuit test mode
US2009094497A1
Data inversion register technique for integrated circuit memory testing
US2009073786A1
Early write with data masking technique for integrated circuit dynamic random access memory (dram) devices and those incorporating embedded dram
US2009077453A1
Technique for reducing parity bit-widths for check bit and syndrome generation for data blocks through the use of additional check bits to increase the number of minimum weighted codes in the hamming code H-matrix
US2009072879A1
Short-circuit charge-sharing technique for integrated circuit devices
US7463054B1
Data bus charge-sharing technique for integrated circuit devices
US2009015311A1
Low skew clock distribution tree
US2008313379A1
Multiple bus charge sharing
US2008174340A1
Optimized charge sharing for data bus skew applications
US2008175074A1
Switched capacitor charge sharing technique for integrated circuit devices enabling signal generation of disparate selected signal values
JP2007049671A
Integrated circuit device, and method for driving output signal with output of inverter stage
JP2006236550A
Integrated circuit device
JP2006279012A
Temperature detecting method for integrated circuit device and the integrated circuit device
US2005270074A1
Power-gating system and method for integrated circuit devices
US2007008014A1
Layout area efficient, high speed, dynamic multi-input exclusive or (XOR) and exclusive NOR (XNOR) logic gate circuit designs for integrated circuit devices
US2006190676A1
Static random access memory (SRAM) compatible, high availability memory array and method employing synchronous dynamic random access memory (DRAM) in conjunction with a data cache and separate read and write registers and tag blocks
JP2006018797A
Method for reducing standby electricity of integrated circuit device, method for operating memory array with cache of integrated circuit, and integrated circuit device
