|
US2019279712A1
|
|
Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
|
|
US2017033158A1
|
|
Vertical cross-point memory arrays
|
|
US2015097155A1
|
|
Vertical cross point arrays for ultra high density memory applications
|
|
US2015132917A1
|
|
Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
|
|
US2015014760A1
|
|
Vertical gate NAND memory devices
|
|
US2014334222A1
|
|
Low read current architecture for memory
|
|
US2014231741A1
|
|
Planar resistive memory integration
|
|
US2014140122A1
|
|
Array voltage regulating technique to enable data operations on large cross-point memory arrays with resistive memory elements
|
|
US2014009998A1
|
|
Conductive metal oxide structures in non volatile re-writable memory devices
|
|
US2013294136A1
|
|
Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
|
|
US2013135920A1
|
|
Access signal adjustment circuits and methods for memory cells in a cross-point array
|
|
US2012315503A1
|
|
Immersion platinum plating solution
|
|
US2013043452A1
|
|
Structures And Methods For Facilitating Enhanced Cycling Endurance Of Memory Accesses To Re-Writable Non Volatile Two Terminal Memory Elements
|
|
US2011188283A1
|
|
Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross-point arrays
|
|
US7832090B1
|
|
Method of making a planar electrode
|
|
US2010159641A1
|
|
Memory cell formation using ion implant isolated conductive metal oxide
|
|
US2010161888A1
|
|
Data storage system with non-volatile memory using both page write and block program and block erase
|
|
US2010157658A1
|
|
Conductive metal oxide structures in non-volatile re-writable memory devices
|
|
US2010161308A1
|
|
Multi-structured memory
|
|
US2010157670A1
|
|
High voltage switching circuitry for a cross-point array
|
