A dynamically adjustable memory, memory system including the same memory, and method for enabling the same memory to function at a plurality of voltage levels
TW200531438A
Feed-forward circuit for reducing delay through an input buffer
TW200541059A
Dual port memory core cell architecture with matched bit line capacitances
TW200513033A
I/O buffer with wide range voltage translator
US2005066294A1
Yield maximization in the manufacture of integrated circuits
US2005024101A1
Voltage tolerant circuit for protecting an input buffer
US2004252572A1
Method and apparatus for reducing write power consumption in random access memories
US2004243946A1
Leakage current reduction in standard cells
US2004155343A1
System and method for row decode in a multiport memory
US2004156261A1
System and method for low area self-timing in memory devices
US2004156244A1
Negatively charged wordline for reduced subthreshold current
US2004156228A1
High density beta ratio independent core cell
US6674661B1
Dense metal programmable ROM with the terminals of a programmed memory transistor being shorted together
US6966012B1
Memory column redundancy circuitry and method for implementing the same
US6750712B1
Method and apparatus for voltage clamping in feedback amplifiers using resistors
US6597613B1
Load independent single ended sense amplifier
US6667917B1
System and method for identification of faulty or weak memory cells under simulated extreme operating conditions
US6973605B1
System and method for assured built in self repair of memories
US6618311B1
Zero power fuse sensing circuit for redundancy applications in memories
US6731135B2
Low voltage differential signaling circuit with mid-point bias
