|
US2010295149A1
|
|
Integrated circuit structure with capacitor and resistor and method for forming
|
|
US2010296329A1
|
|
Differential plate line screen test for ferroelectric latch circuits
|
|
US2011084323A1
|
|
Transistor performance modification with stressor structures
|
|
US2010090340A1
|
|
Drawn dummy FeCAP, via and metal structures
|
|
US2010041232A1
|
|
Adjustable dummy fill
|
|
US2010038749A1
|
|
Contact and VIA interconnects using metal around dielectric pillars
|
|
US2009321964A1
|
|
Stress buffer layer for ferroelectric random access memory
|
|
US2009243122A1
|
|
Alignment mark for opaque layer
|
|
US2008121953A1
|
|
Enhanced local interconnects employing ferroelectric electrodes
|
