|
US2014006717A1
|
|
Signature based hit-predicting cache
|
|
US2014052920A1
|
|
Domain state
|
|
US2013297883A1
|
|
Efficient support of sparse data structure access
|
|
US2013326147A1
|
|
Short circuit of probes in a chain
|
|
US2014215162A1
|
|
Retrieval of previously accessed data in a multi-core processor
|
|
US2012159077A1
|
|
Method and apparatus for optimizing the usage of cache memories
|
|
US2012079208A1
|
|
Probe speculative address file
|
|
US2011145501A1
|
|
Cache spill management techniques using cache spill prediction
|
|
US8468308B2
|
|
System and method for non-migratory requests in a cache coherency protocol
|
|
US8281079B2
|
|
Multi-processor system receiving input from a pre-fetch buffer
|
|
US8301844B2
|
|
Consistency evaluation of program execution across at least one memory barrier
|
