Forward progress mechanism for stores in the presence of load contention in a system favoring loads by state alteration
US2013205120A1
Processor performance improvement for instruction sequences that include barrier instructions
US2013205098A1
Forward progress mechanism for stores in the presence of load contention in a system favoring loads
US2012330802A1
Method and apparatus for supporting memory usage accounting
US2012296877A1
Facilitating data coherency using in-memory tag bits and tag test instructions
US2012297109A1
Facilitating data coherency using in-memory tag bits and faulting stores
US2012179876A1
Cache-based speculation of stores following synchronizing operations
US2011161590A1
Synchronizing access to data in shared memory via upper level cache queuing
US2011161587A1
Proactive prefetch throttling
US2011161588A1
Formation of an exclusive ownership coherence state in a lower level cache upon replacement from an upper level cache of a cache line in a private shared owner state
US2011161589A1
Selective cache-to-cache lateral castouts
US2010268984A1
Delete of cache line with correctable error
US2010262784A1
Empirically based dynamic control of acceptance of victim cache lateral castouts
US2010262783A1
Mode-based castout destination selection
US2010262782A1
Lateral castout target selection
US2010235584A1
Lateral castout (LCO) of victim cache line in data-invalid state
