|
US2014189315A1
|
|
Copy-on-write buffer for restoring program code from a speculative region to a non-speculative region
|
|
US2013205119A1
|
|
Instruction and logic to test transactional execution status
|
|
US2012079159A1
|
|
Throttling integrated link
|
|
US2012030518A1
|
|
Processor with last branch record register storing transaction indicator
|
|
US2011153960A1
|
|
Transactional memory in out-of-order processors with XABORT having immediate argument
|
|
US2011153989A1
|
|
Vector compare-and-exchange operation
|
|
US2007239942A1
|
|
Transactional memory virtualization
|
|
US2007260942A1
|
|
Transactional memory in out-of-order processors
|
