|
US2013198495A1
|
|
Method and apparatus for register spill minimization
|
|
US2013198728A1
|
|
Method and apparatus for avoiding register interference
|
|
US2013080805A1
|
|
Power consumption optimized translation of object code partitioned for hardware component based on identified operations
|
|
US2013073883A1
|
|
Dynamic power optimization for computing devices
|
|
US2012290924A1
|
|
Concurrent parsing and processing of HTML and JAVASCRIPT®
|
|
US2010250870A1
|
|
Method and apparatus for tracking enregistered memory locations
|
|
US2010153662A1
|
|
Facilitating gated stores without data bypass
|
|
US2010153690A1
|
|
Using register rename maps to facilitate precise exception semantics
|
|
US2010042983A1
|
|
Cross-ISA inlining in a system virtual machine
|
|
US2009313612A1
|
|
Method and apparatus for enregistering memory locations
|
|
US2009216990A1
|
|
Dynamic transactional instantiation of system configuration using a virtual file system layer
|
|
US8555013B1
|
|
Method and system for memory protection by processor carrier based access control
|
