US2014095784A1
|
|
Techniques for utilizing translation lookaside buffer entry numbers to improve processor performance
|
US2014040595A1
|
|
Space efficient checkpoint facility and technique for processor with integrally indexed register mapping and free-list arrays
|
US2014025967A1
|
|
Techniques for reducing processor power consumption through dynamic processor resource allocation
|
US2013297912A1
|
|
Apparatus and method for dynamic allocation of execution queues
|
US2013290639A1
|
|
Apparatus and method for memory copy at a processor
|
US2012303936A1
|
|
Data processing system with latency tolerance execution
|
US2013212358A1
|
|
Data processing system with latency tolerance execution
|
US2013212585A1
|
|
Data processing system operable in single and multi-thread modes and having multiple caches and method of operation
|
US2013198490A1
|
|
Systems and methods for reducing branch misprediction penalty
|
US2013046936A1
|
|
Data processing system operable in single and multi-thread modes and having multiple caches and method of operation
|
US2013046956A1
|
|
Systems and methods for handling instructions of in-order and out-of-order execution queues
|
US2012324209A1
|
|
Branch target buffer addressing in a data processor
|
US2012303935A1
|
|
Microprocessor systems and methods for handling instructions with multiple dependencies
|
US2012278592A1
|
|
Microprocessor systems and methods for a combined register file and checkpoint repair register
|
US2012278596A1
|
|
Register renaming scheme with checkpoint repair in a processing device
|
US2012221796A1
|
|
Systems and methods for configuring load/store execution units
|
US2012221793A1
|
|
Systems and methods for reconfiguring cache memory
|
US2012221835A1
|
|
Microprocessor systems and methods for latency tolerance execution
|
US2007260856A1
|
|
Methods and apparatus to detect data dependencies in an instruction pipeline
|
US2006095732A1
|
|
Processes, circuits, devices, and systems for scoreboard and other processor improvements
|