|
WO2012063244A1
|
|
Misalignment indication decision system and method
|
|
WO2010073245A1
|
|
System and methods for parametric testing
|
|
US2009192754A1
|
|
Systems and methods for test time outlier detection and correction in integrated circuit testing
|
|
WO2008081419A2
|
|
Systems and methods for test time outlier detection and correction in integrated circuit testing
|
|
US2008007284A1
|
|
Methods and systems for semiconductor testing using reference dice
|
|
US2007233629A1
|
|
Methods and systems for semiconductor testing using a testing scenario language
|
|
US2006267577A1
|
|
Augmenting semiconductor's devices quality and reliability
|
|
US2007007981A1
|
|
Optimize parallel testing
|
