|
US2007266278A1
|
|
Method for at-speed testing of memory interface using scan
|
|
US2005273683A1
|
|
Insertion of embedded test in RTL to GDSII flow
|
|
US2005240848A1
|
|
Masking circuit and method of masking corrupted bits
|
|
US2005240790A1
|
|
Clocking methodology for at-speed testing of scan circuits with synchronous clocks
|
|
US2005240847A1
|
|
Clock controller for at-speed testing of scan circuits
|
|
US7453255B2
|
|
Circuit and method for measuring delay of high speed signals
|
|
US7158899B2
|
|
Circuit and method for measuring jitter of high speed signals
|
|
US7257733B2
|
|
Memory repair circuit and method
|
|
US7188274B2
|
|
Memory repair analysis method and circuit
|
|
US7194669B2
|
|
Method and circuit for at-speed testing of scan circuits
|
|
US6895535B2
|
|
Circuit and method for testing high speed data circuits
|
|
US7219282B2
|
|
Boundary scan with strobed pad driver enable
|
|
US7139946B2
|
|
Method and test circuit for testing memory internal write enable
|
|
US6885213B2
|
|
Circuit and method for accurately applying a voltage to a node of an integrated circuit
|
|
AU2003235491A1
|
|
Method of and program product for performing gate-level diagnosis of failing vectors
|
|
US7159159B2
|
|
Circuit and method for adding parametric test capability to digital boundary scan
|
|
AU2003208993A1
|
|
Method and system for licensing intellectual property circuits
|
|
WO03065147A2
|
|
Method and program product for creating and maintaining self-contained design environment
|
|
WO03067478A1
|
|
Verification of embedded test structures in circuit designs
|
|
US7103860B2
|
|
Verification of embedded test structures in circuit designs
|
