Memory devices and programming memory arrays thereof
US2013277731A1
Apparatuses and methods of forming apparatuses using a partial deck-by-deck process flow
US2013258781A1
Memory devices and methods of operating memory devices including applying a potential to a source and a select gate between the source and a string of memory cells while performing a program operation on a memory cell in the string
US2013044549A1
Apparatus and methods including source gates
US2012230116A1
Sense operation in a stacked memory array device
US2012188825A1
Memory devices having source lines directly coupled to body regions and methods
US2012134215A1
Memory devices having select gates with P type bodies, memory strings having separate source lines and methods
US2011216600A1
Drain select gate voltage management
US2011149654A1
NAND programming technique
US2011128782A1
Reducing effects of erase disturb in a memory device
US2011090739A1
Independent well bias management in a memory device
US2011058424A1
Data line management in a memory device
US2010232235A1
Memory device having buried boosting plate and methods of operating the same
