|
US2004213048A1
|
|
Nonvolatile memory having bit line discharge, and method of operation thereof
|
|
US6768671B1
|
|
Nonvolatile memory and method of operation thereof to control erase disturb
|
|
US6771541B1
|
|
Method and apparatus for providing row redundancy in nonvolatile semiconductor memory
|
|
US6873004B1
|
|
Virtual ground single transistor memory cell, memory array incorporating same, and method of operation thereof
|
|
US2004141374A1
|
|
Nonvolatile memory integrated circuit having volatile utility and buffer memories, and method of operation thereof
|
|
US2004153902A1
|
|
Serial flash integrated circuit having error detection and correction
|
|
US2004080979A1
|
|
Nonvolatile semiconductor memory having three-level memory cells and program and read mapping circuits therefor
|
|
US6826080B2
|
|
Virtual ground nonvolatile semiconductor memory array architecture and integrated circuit structure therefor
|
|
US6728140B2
|
|
Threshold voltage convergence
|
|
US2002167843A1
|
|
Method and apparatus for multiple byte or page mode programming of a flash memory array
|
|
US6731544B2
|
|
Method and apparatus for multiple byte or page mode programming of a flash memory array
|
|
US5978275A
|
|
Erase and program control state machines for flash memory
|
|
US5991198A
|
|
Local row decoder and associated control logic for fowler-nordheim tunneling based flash memory
|
|
US5973961A
|
|
Divided bit line system for non-volatile memory devices
|
|
US6171907B1
|
|
Method for fabricating tunnel window in EEPROM cell with reduced cell pitch
|
