|
US2014092694A1
|
|
Multi-bit resistance measurement
|
|
US8638598B1
|
|
Multi-bit resistance measurement
|
|
US2014026008A1
|
|
Writing scheme for phase change material-content addressable memory
|
|
US2013314983A1
|
|
Drift-insensitive or invariant material for phase change memory
|
|
US2013163320A1
|
|
Energy-efficient row driver for programming phase change memory
|
|
US2013163322A1
|
|
Parallel programming scheme in multi-bit phase change memory
|
|
US2013163321A1
|
|
Drift mitigation for multi-bits phase change memory
|
|
US2012063195A1
|
|
Reconfigurable multi-level sensing scheme for semiconductor memories
|
|
US2013039110A1
|
|
3D architecture for bipolar memory using bipolar access device
|
|
US2012267601A1
|
|
Phase change memory cells with surfactant layers
|
|
US2006034116A1
|
|
Cross point array cell with series connected semiconductor diode and phase change storage media
|
