|
US8586439B1
|
|
Inversion mode varactor
|
|
US2013344677A1
|
|
Shallow trench isolation structures
|
|
US2013334651A1
|
|
Dual shallow trench isolation liner for preventing electrical shorts
|
|
US2013313643A1
|
|
Structure and method to modulate threshold voltage for high-K metal gate field effect transistors (FETs)
|
|
US2013299897A1
|
|
Inverted thin channel mosfet with self-aligned expanded source/drain
|
|
US2013049132A1
|
|
Parasitic capacitance reduction in MOSFET by airgap ild
|
|
US2012256277A1
|
|
Semiconductor device exhibiting reduced parasitics and method for making same
|
|
US2012049284A1
|
|
Same-chip multicharacteristic semiconductor structures
|
|
US2012043623A1
|
|
Method and structure for forming high-K/metal gate extremely thin semiconductor on insulator device
|
|
US2012025282A1
|
|
Raised source/drain field effect transistor
|
|
US2012025288A1
|
|
SOI trench DRAM structure with backside strap
|
|
US2011309446A1
|
|
Strained thin body CMOS device having vertically raised source/drain stressors with single spacer
|
|
US2011254015A1
|
|
Method for improving device performance using epitaxially grown silicon carbon (SiC) or silicon-germanium (SiGe)
|
|
US2011254080A1
|
|
Tunnel field effect transistor
|
|
US2011221003A1
|
|
MOSFETs with reduced contact resistance
|
|
US2010203732A1
|
|
Fin and finFET formation by angled ion implantation
|
|
US2012132966A1
|
|
Semiconductor structures having improved contact resistance
|
|
US2009093133A1
|
|
Self-assembled sidewall spacer
|
|
US2009039436A1
|
|
High Performance Metal Gate CMOS with High-K Gate Dielectric
|
|
US2008277726A1
|
|
Devices with Metal Gate, High-k Dielectric, and Butted Electrodes
|
