|
US2011086491A1
|
|
Growing a III-V layer on silicon using aligned nano-scale patterns
|
|
US2012001239A1
|
|
Formation of III-V based devices on semiconductor substrates
|
|
US2011024794A1
|
|
Fin structure for high mobility multiple-gate transistor
|
|
US2010301392A1
|
|
Source/drain re-growth for manufacturing III-V based transistors
|
|
US2010252862A1
|
|
Source/drain engineering of devices with high-mobility channels
|
|
US2010301390A1
|
|
Gradient ternary or quaternary multiple-gate transistor
|
|
US2010276668A1
|
|
Reducing source/drain resistance of III-V based transistors
|
|
US2008277735A1
|
|
MOS devices having elevated source/drain regions
|
|
US2008191285A1
|
|
CMOS devices with schottky source and drain regions
|
|
US2006125121A1
|
|
Capacitor-less 1T-DRAM cell with Schottky source and drain
|
|
US2005285140A1
|
|
Isolation structure for strained channel transistors
|
