|
US2019251220A1
|
|
Method and apparatus for performing incremental compilation using structural netlist comparison
|
|
US2019065188A1
|
|
Accelerator architecture on a programmable platform
|
|
EP3330898A1
|
|
Method and apparatus for performing different types of convolution operations with the same processing elements
|
|
US2018034748A1
|
|
Multi-function, multi-protocol FIFO for high-speed communication
|
|
US2017373690A1
|
|
Apparatus and methods for on-die temperature sensing to improve FPGA performance
|
|
US2018121168A1
|
|
Denormalization in multi-precision floating-point arithmetic circuitry
|
|
US9876519B1
|
|
Methods and apparatus for automated adaptation of transmitter equalizer tap settings
|
|
US10339074B1
|
|
Integrated circuit with dynamically-adjustable buffer space for serial interface
|
|
US2017322769A1
|
|
Fixed-point and floating-point arithmetic operator circuits in specialized processing blocks
|
|
US2019115924A1
|
|
Dynamic parameter operation of an FPGA
|
|
US9893727B1
|
|
Apparatus for configurable interface and associated methods
|
|
US10216219B1
|
|
Multi-protocol configurable transceiver including configurable deskew in an integrated circuit
|
|
US10359946B1
|
|
Systems and methods for operating a flash memory in an integrated circuit
|
|
US10242144B1
|
|
Methods for minimizing logic overlap on integrated circuits
|
|
US10446202B1
|
|
Increasing error rate detection through distribution of read current load
|
|
US9934841B1
|
|
Systems and methods for refreshing data in memory circuits
|
|
US10372946B1
|
|
Systems and methods for configuring a secure computing environment on an integrated circuit
|
|
US10068047B1
|
|
Systems and methods for designing an integrated circuit
|
|
US9755647B1
|
|
Techniques for handling high voltage circuitry in an integrated circuit
|
|
US2018102776A1
|
|
Methods and apparatus for managing application-specific power gating on multichip packages
|
