|
US8536896B1
|
|
Programmable interconnect element and method of implementing a programmable interconnect element
|
|
US8418096B1
|
|
Methods for inhibiting reverse engineering of circuit designs
|
|
US8504974B1
|
|
Analysis of circuit designs
|
|
US8472619B1
|
|
Multiple validly decryptable messages
|
|
US8909941B1
|
|
Programmable integrated circuit and a method of enabling the detection of tampering with data provided to a programmable integrated circuit
|
|
US8872536B1
|
|
Characterizing dies
|
|
US8441038B1
|
|
Nano relay with floating bridge
|
|
US8418006B1
|
|
Protecting a design for an integrated circuit using a unique identifier
|
|
US8427193B1
|
|
Intellectual property core protection for integrated circuits
|
|
US8823405B1
|
|
Integrated circuit with power gating
|
|
US2012060037A1
|
|
Protecting against differential power analysis attacks on decryption keys
|
|
US2012060038A1
|
|
Protecting against differential power analysis attacks on sensitive data
|
|
US8242805B1
|
|
Method and apparatus for restricting the use of integrated circuits
|
|
US8583944B1
|
|
Method and integrated circuit for secure encryption and decryption
|
|
US8665727B1
|
|
Placement and routing for a multiplexer-based interconnection network
|
|
US8098081B1
|
|
Optimization of interconnection networks
|
|
US8966253B1
|
|
Method and apparatus for authenticating a programmable device bitstream
|
|
US8176461B1
|
|
Design-specific performance specification based on a yield for programmable integrated circuits
|
|
US8576641B1
|
|
Method of and circuit for providing non-volatile memory in an integrated circuit
|
|
US8296604B1
|
|
Method of and circuit for providing temporal redundancy for a hardware circuit
|
