|
US2013214433A1
|
|
Efficient non-integral multi-height standard cell placement
|
|
US2013117626A1
|
|
Adaptive ultra-low voltage memory
|
|
US2013082764A1
|
|
Apparatus and method to combine pin functionality in an integrated circuit
|
|
US2013043927A1
|
|
Integrated circuit with pre-heating for reduced subthreshold leakage
|
|
US2011156103A1
|
|
Method and system to reduce area of standard cells
|
|
US2010162187A1
|
|
Mixed-height high speed reduced area cell library
|
|
US2010162184A1
|
|
High speed reduced area cell library with cells having integer multiple track heights
|
|
US2009249259A1
|
|
High-speed low-leakage-power standard cell library
|
|
US2009083691A1
|
|
Systems and techniques for developing high-speed standard cell libraries
|
|
US2008301412A1
|
|
High speed multiplexer
|
|
US2008263123A1
|
|
Method and system for determining a minimum number and a penultimate minimum number in a set of numbers
|
