|
WO2021007376A1
|
|
Root monitoring on an fpga using satellite adcs
|
|
US10944417B1
|
|
Radio frequency DAC with improved linearity using shadow capacitor switching
|
|
US10944414B1
|
|
Method and apparatus for psuedo-random interleaved analog-to-digital converter use
|
|
US10985764B1
|
|
Phase detector offset to resolve CDR false lock
|
|
US10949586B1
|
|
Post-synthesis insertion of debug cores
|
|
WO2021055038A1
|
|
Redundancy scheme for multi-chip stacked devices
|
|
WO2021015867A1
|
|
Circuits for and methods of calibrating a circuit in an integrated circuit device
|
|
US10868663B1
|
|
Flexible wide-range and high bandwidth auxiliary clock and data recovery (CDR) circuit for transceivers
|
|
US10951249B1
|
|
System and method for time-interpolated power change in a digital pre-distortion circuit
|
|
US10943043B1
|
|
Multiple output constrained input lookup table generation
|
|
US10763870B1
|
|
Digital fractional clock synthesizer with period modulation
|
|
US10886921B1
|
|
Multi-chip stacked devices
|
|
US10990736B1
|
|
Implementing a circuit design with re-convergence
|
|
US10924096B1
|
|
Circuit and method for dynamic clock skew compensation
|
|
US10978167B1
|
|
Efuse bank and associated anchor bits
|
|
WO2020185352A1
|
|
Locking execution of cores to licensed programmable devices in a data center
|
|
US10977404B1
|
|
Dynamic scan chain and method
|
|
US10848171B1
|
|
Hybrid multiplying capacitive digital-to-analog converter (MC-DAC) based loop regulation
|
|
US10990555B1
|
|
Programmable pipeline at interface of hardened blocks
|
|
US10943042B1
|
|
Data flow graph optimization techniques for RTL loops with conditional-exit statements
|
