|
US2018046580A1
|
|
Multi-mode radiation hardened multi-core microprocessors
|
|
US2017117895A1
|
|
Muller C-element as majority gate for self-correcting triple modular redundant logic with low-overhead modes
|
|
US2017090873A1
|
|
Secure true random number generation using 1.5-T transistor flash memory
|
|
US2016028397A1
|
|
Radiation hardened digital circuit
|
|
US2015363517A1
|
|
Techniques for generating physical layouts of in silico multi mode integrated circuits
|
|
US2014049286A1
|
|
Sequential state elements for triple-mode redundant state machines, related methods, and systems
|
|
US2014077854A1
|
|
Sequential state elements radiation hardened by design
|
|
US8645878B1
|
|
Porting a circuit design from a first semiconductor process to a second semiconductor process
|
|
US2012306535A1
|
|
Sequential state elements in triple-mode redundant (TMR) state machines
|
|
US8811068B1
|
|
Integrated circuit devices and methods
|
|
US2012278593A1
|
|
Low complexity out-of-order issue logic using static circuits
|
|
US8599623B1
|
|
Circuits and methods for measuring circuit elements in an integrated circuit device
|
|
US2012327725A1
|
|
Circuit devices and methods having adjustable transistor body bias
|
|
US2012242409A1
|
|
Analog circuits having improved transistors, and methods therefor
|
|
US9191009B1
|
|
Radiation Hardened By Design Digital Input/Output Circuits And Related Methods
|
|
US2010269022A1
|
|
Circuits and methods for dual redundant register files with error detection and correction mechanisms
|
|
US8787086B1
|
|
Inhibiting address transitions in unselected memory banks of solid state memory circuits
|
|
US8122317B1
|
|
Two-dimensional parity technique to facilitate error detection and correction in memory arrays
|
