Learn more

LIGHTSPEED SEMICONDUCTOR CORP

Overview
  • Total Patents
    35
About

LIGHTSPEED SEMICONDUCTOR CORP has a total of 35 patent applications. Its first patent ever was published in 1996. It filed its patents most often in United States, WIPO (World Intellectual Property Organization) and EPO (European Patent Office). Its main competitors in its focus markets semiconductors, basic communication technologies and computer technology are XILINX INC, ALTERA CORP and SOFER SERGEY.

Patent filings in countries

World map showing LIGHTSPEED SEMICONDUCTOR CORPs patent filings in countries
# Country Total Patents
#1 United States 23
#2 WIPO (World Intellectual Property Organization) 9
#3 EPO (European Patent Office) 3

Patent filings per year

Chart showing LIGHTSPEED SEMICONDUCTOR CORPs patent filings per year from 1900 to 2020

Top inventors

# Name Total Patents
#1 Mukund Shridhar 14
#2 Osann Jr Robert 12
#3 How Dana 11
#4 Srinivasan Adi 10
#5 Eltoukhy Shafy 8
#6 Dellinger Eric 6
#7 Smith Lyle 6
#8 Osann Robert 6
#9 El Gamal Abbas 6
#10 Hallinan Patrick 4

Latest patents

Publication Filing date Title
WO2004107408A2 Modular array defined by standard cell logic
US7102237B1 ASIC customization with predefined via mask
US6680626B2 High speed differential receiver
US6861867B2 Method and apparatus for built-in self-test of logic circuits with multiple clock domains
US2002073369A1 Method and apparatus for controlling and observing data in a logic block-based ASIC
US6885043B2 ASIC routing architecture
US6696856B1 Function block architecture with variable drive strengths
US6769109B2 Programmable logic array embedded in mask-programmed ASIC
US7055125B2 Depopulated programmable logic array
US6613611B1 ASIC routing architecture with variable number of custom masks
WO0125976A2 Function block architecture for gate array
US6694491B1 Programmable logic array embedded in mask-programmed ASIC
US6770949B1 One-mask customizable phase-locked loop
US6498361B1 Design information memory for configurable integrated circuits
US6133582A Methods and apparatuses for binning partially completed integrated circuits based upon test results
EP1066565A1 Integrated circuit architecture having an array of test cells providing full controllability for automatic circuit verification
US6223313B1 Method and apparatus for controlling and observing data in a logic block-based asic
US6242767B1 Asic routing architecture
US6014038A Function block architecture for gate array
US5872448A Integrated circuit architecture having an array of test cells providing full controlability for automatic circuit verification