|
US6281059B1
|
|
Method of doing ESD protective device ion implant without additional photo mask
|
|
US6343977B1
|
|
Multi-zone conditioner for chemical mechanical polishing system
|
|
US6150235A
|
|
Method of forming shallow trench isolation structures
|
|
US6410441B1
|
|
Auto slurry deliver fine-tune system for chemical-mechanical-polishing process and method of using the system
|
|
US6479401B1
|
|
Method of forming a dual-layer anti-reflective coating
|
|
US6160286A
|
|
Method for operation of a flash memory using n+/p-well diode
|
|
US6281089B1
|
|
Method for fabricating an embedded flash memory cell
|
|
US6087695A
|
|
Source side injection flash EEPROM memory cell with dielectric pillar and operation
|
|
US6163482A
|
|
One transistor EEPROM cell using ferro-electric spacer
|
|
US6084262A
|
|
Etox cell programmed by band-to-band tunneling induced substrate hot electron and read by gate induced drain leakage current
|
|
US6338993B1
|
|
Method to fabricate embedded DRAM with salicide logic cell structure
|
|
US6255164B1
|
|
EPROM cell structure and a method for forming the EPROM cell structure
|
|
US6261906B1
|
|
Method for forming a flash memory cell with improved drain erase performance
|
|
US6200881B1
|
|
Method of forming a shallow trench isolation
|
|
US6147005A
|
|
Method of forming dual damascene structures
|
|
US6222201B1
|
|
Method of forming a novel self-aligned offset thin film transistor and the structure of the same
|
|
US6236080B1
|
|
Method of manufacturing a capacitor for high density DRAMs
|
|
US6228753B1
|
|
Method of fabricating a bonding pad structure for improving the bonding pad surface quality
|
|
US6162680A
|
|
Method for forming a DRAM capacitor
|
|
US6133151A
|
|
HDP-CVD method for spacer formation
|
