|
US2010001369A1
|
|
Device layout for gate last process
|
|
US2010044783A1
|
|
Integrated circuit metal gate structure and method of fabrication
|
|
US2010117190A1
|
|
Fuse structure for intergrated circuit devices
|
|
US2010065921A1
|
|
Semiconductor device with local interconnects
|
|
US2010038692A1
|
|
Integrating the formation of I/O and core MOS devices with MOS capacitors and resistors
|
|
US2009236633A1
|
|
SRAM devices utilizing strained-channel transistors and methods of manufacture
|
|
US2008169484A1
|
|
Strained transistor with optimized drive current and method of forming
|
|
US2008296691A1
|
|
Layout methods of integrated circuits having unit MOS devices
|
|
US2006105558A1
|
|
Inter-metal dielectric scheme for semiconductors
|
