|
SG166729A1
|
|
Threshold voltage improvement employing fluorine implantation and adjustment oxide layer
|
|
SG164349A1
|
|
Laser annealing
|
|
SG163472A1
|
|
A method to prevent corrosion of bond pad structure
|
|
SG162683A1
|
|
Tunable spacers for improved gapfill
|
|
SG161149A1
|
|
Method for reducing sidewall etch residue
|
|
US2011048957A1
|
|
Method for forming an ultrathin Cu barrier/seed bilayer for integrated circuit device fabrication
|
|
SG158064A1
|
|
Integrated circuit system employing alternating conductive layers
|
|
SG158037A1
|
|
Lot handling during manufacturing
|
|
SG158034A1
|
|
Integrated circuit system with sub-geometry removal and method of manufacture thereof
|
|
US2010304556A1
|
|
Integrated circuit system with vertical control gate and method of manufacture thereof
|
|
SG157317A1
|
|
Method of forming a nanostructure
|
|
SG157318A1
|
|
High performance ldmos device having enhanced dielectric strain layer
|
|
SG156583A1
|
|
Method for performing a shelf lifetime acceleration test
|
|
SG156565A1
|
|
Method of forming shallow trench isolation structures for integrated circuits
|
|
SG155147A1
|
|
Methods for enhancing photolithography patterning
|
|
US2010206818A1
|
|
Ultrasonic filtration for cmp slurry
|
|
US2009286167A1
|
|
Cross technology reticles
|
|
US2010109155A1
|
|
Reliable interconnect integration
|
|
US2010109045A1
|
|
Integrated circuit system employing stress-engineered layers
|
|
US2010102393A1
|
|
Metal gate transistors
|
