|
US2021089455A1
|
|
Circuit engine for managing memory meta-stability
|
|
WO2021072370A1
|
|
Error cache system with coarse and fine segments for power optimization
|
|
WO2020167496A1
|
|
Multi-chip module for mram devices
|
|
WO2020142440A1
|
|
Methods of forming perpendicular magnetic tunnel junction memory cells having vertical channels
|
|
US2020127052A1
|
|
Memory cell using selective epitaxial vertical channel mos selector transistor
|
|
WO2020131893A2
|
|
Spin-orbit torque magnetic memory array and fabrication thereof
|
|
WO2020131868A1
|
|
System and method for training artificial neural networks
|
|
US10854255B1
|
|
Vertical selector stt-MRAM architecture
|
|
US10957370B1
|
|
Integration of epitaxially grown channel selector with two terminal resistive switching memory element
|
|
US2020042450A1
|
|
Error cache segmentation for power reduction
|
|
US2020050545A1
|
|
Mram noise mitigation for write operations with simultaneous background operations
|
|
US2020043540A1
|
|
Bi-polar write scheme
|
|
US2020042451A1
|
|
Determining an inactive memory bank during an idle memory cycle to prevent error cache overflow
|
|
US2020117592A1
|
|
Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
|
|
US2020117610A1
|
|
Error cache system with coarse and fine segments for power optimization
|
|
US2020057687A1
|
|
MRAM noise mitigation for background operations by delaying verify timing
|
|
US2021090679A1
|
|
Measurement of MTJ in a compact memory array
|
|
US10937479B1
|
|
Integration of epitaxially grown channel selector with mram device
|
|
WO2020046595A1
|
|
A method of optimizing write voltage based on error buffer occupancy
|
|
US10840298B1
|
|
Vertical selector STT-MRAM architecture
|
