|
US2006248267A1
|
|
Flash memory having configurable sector size and flexible protection scheme
|
|
TW200535931A
|
|
Source/drain adjust implant
|
|
US7009880B1
|
|
Non-volatile memory architecture to improve read performance
|
|
US6940315B2
|
|
High speed sense amplifier for memory output
|
|
US6851014B2
|
|
Memory device having automatic protocol detection
|
|
US6166954A
|
|
Single poly non-volatile memory having a PMOS write path and an NMOS read path
|
|
US6542955B1
|
|
Microcontroller virtual memory system and method
|
|
TW463331B
|
|
Self-aligned drain contact PMOS flash memory and process for making same
|
|
US5943265A
|
|
Method and apparatus for switching nodes between multiple potentials
|
|
US6204721B1
|
|
Method and apparatus for switching a well potential in response to an output voltage
|
|
CN1226745A
|
|
Method to incorporate non-volatile memory and logic components into single sub-0.3 micron fabrication process for embedded non-volatile memory
|
|
US5943268A
|
|
Non-volatile latch having PMOS floating gate memory cells
|
|
US5903497A
|
|
Integrated program verify page buffer
|
|
US5982693A
|
|
Sense amplifier with improved bit line initialization
|
|
US5973967A
|
|
Page buffer having negative voltage level shifter
|
|
US5909392A
|
|
PMOS memory array having OR gate architecture
|
|
US5912842A
|
|
Nonvolatile PMOS two transistor memory cell and array
|
|
US5966329A
|
|
Apparatus and method for programming PMOS memory cells
|
|
WO9814952A1
|
|
Switching circuit for controlled transition between high program and erase voltages and a power supply voltage for memory cells
|
|
US5952851A
|
|
Boosted voltage driver
|
