|
JP2017037697A
|
|
3d nand memory device and method of driving the same
|
|
JP2015228484A
|
|
Three dimensional independent double gate flash memory
|
|
JP2016018805A
|
|
Bandgap-engineered memory including a plurality of charge trap layers for storing charges
|
|
JP2015230909A
|
|
Three-d lamination ic device having step-wise sub-stack interlayer connector
|
|
JP2015204327A
|
|
Antenna effect discharge circuit and method of manufacturing the same
|
|
JP2014022717A
|
|
Method for forming inter-layer connector in three-dimensional stacked ic device
|
|
JP2012186302A
|
|
Method of decreasing number of masks for integrated circuit device having laminated connection level
|
|
JP2011139081A
|
|
Nonvolatile memory cell, memory array having the same, and method of operating the cell and the array
|
|
JP2008033951A
|
|
Fault tolerance architecture for in-circuit programming
|
|
JP2007328814A
|
|
Processor embedded with in-circuit programming structure
|
|
JP2007207422A
|
|
Voltage source adjusted for introducing tunnel current to float gate memory device
|
|
JP2007012263A
|
|
Method for bit line soft programming (blisp) and integrated circuit
|
|
JP2007026652A
|
|
Floating gate memory device having a low current page buffer
|
|
JP2006202491A
|
|
Floating gate memory module on semiconductor substrate
|
|
JP2007184380A
|
|
Nonvolatile memory cell, memory array having the same, and method of operating the cell and the array
|
|
JP2006216215A
|
|
Nonvolatile memory cell, memory array having the same, and method for operating cell and array
|
|
JP2004164671A
|
|
Trouble permissible architecture for incircuit programming
|
|
JP2004272870A
|
|
Device for reading sequential memory and its method
|
|
JP2003197594A
|
|
Wafer and method of manufacturing wafer
|
|
JP2002118186A
|
|
Method for forming contoured floating gate cell
|
