|
US2021035636A1
|
|
Resistive random-access memory and architecture with select and control transistors
|
|
TW202023022A
|
|
Resistive random access memory and fabrication techniques
|
|
US2020381047A1
|
|
Non-volatile memory bank with embedded inline computing logic
|
|
US2019259452A1
|
|
Network router device with hardware-implemented lookups including two-terminal non-volatile memory
|
|
US2019238136A1
|
|
Memory device including integrated deterministic pattern recognition circuitry
|
|
TW202034163A
|
|
Resistive random access memory program and erase techniques and apparatus
|
|
US10957410B1
|
|
Methods and apparatus for facilitated program and erase of two-terminal memory devices
|
|
US2019272882A1
|
|
Resistive random access memory program and erase techniques and apparatus
|
|
CN111418078A
|
|
Resistive random access memory and fabrication techniques
|
|
US2019103162A1
|
|
Computing memory architecture
|
|
US10453896B1
|
|
4F2 resistive non-volatile memory formed in a NAND architecture
|
|
US10134469B1
|
|
Read operation with data latch and signal termination for 1TNR memory array
|
|
US10169128B1
|
|
Reduced write status error polling for non-volatile resistive memory device
|
|
US10050629B1
|
|
Multi-buffered shift register input matrix to FPGA
|
|
US10056907B1
|
|
Field programmable gate array utilizing two-terminal non-volatile memory
|
|
US10062845B1
|
|
Flatness of memory cell surfaces
|
|
US2017330622A1
|
|
Non-volatile resistive memory configuration cell for field programmable gate array
|
|
US10199093B1
|
|
State change detection for two-terminal memory utilizing current mirroring circuitry
|
|
US10749110B1
|
|
Memory stack liner comprising dielectric block layer material
|
|
US2017365780A1
|
|
Liner layer for dielectric block layer
|
