|
US2011147697A1
|
|
Isolation for nanowire devices
|
|
US2009159936A1
|
|
Device with asymmetric spacers
|
|
US2008237751A1
|
|
CMOS Structure and method of manufacturing same
|
|
US2008003755A1
|
|
Sacrificial oxide layer which enables spacer over-etch in tri-gate architectures
|
|
US2006086977A1
|
|
Nonplanar device with thinned lower body portion and method of fabrication
|
|
US2005272191A1
|
|
Replacement gate process for making a semiconductor device that includes a metal gate electrode
|
