Method for forming MOSFET with an elevated source/drain
US6214696B1
Method of fabricating deep-shallow trench isolation
US6171893B1
Method for forming self-aligned silicided MOS transistors with ESD protection improvement
US6265259B1
Method to fabricate deep sub-μm CMOSFETs
US6127712A
Mosfet with buried contact and air-gap gate structure
US6162681A
DRAM cell with a fork-shaped capacitor
US6117756A
Method of forming high density and low power flash memories with a high capacitive-coupling ratio
US6316316B1
Method of forming high density and low power flash memories with a high capacitive-coupling ratio
US6207505B1
Method for forming high density nonvolatile memories with high capacitive-coupling ratio
US6255167B1
Method of forming high density buried bit line flash EEPROM memory cell with a shallow trench floating gate
US6548362B1
Method of forming MOSFET with buried contact and air-gap gate structure
US6133104A
Method of eliminating buried contact trench in MOSFET devices with self-aligned silicide including a silicon connection to the buried contact region which comprises a doped silicon sidewall
US6211556B1
Eliminating buried contact trench in MOSFET devices having self-aligned silicide
US6204124B1
Method for forming high density nonvolatile memories with high capacitive-coupling ratio
US6156613A
Method to form MOSFET with an elevated source/drain
US6294416B1
Method of fabricating CMOS transistors with self-aligned planarization twin-well by using fewer mask counts
US6177323B1
Method to form MOSFET with an elevated source/drain for PMOSFET
US6265263B1
Method for forming a DRAM capacitor with porous storage node and rugged sidewalls
