|
US2020203432A1
|
|
Thin-film-transistor based complementary metal-oxide-semiconductor (cmos) circuit
|
|
US2020098921A1
|
|
Vertically stacked cmos with upfront m0 interconnect
|
|
US8748940B1
|
|
Semiconductor devices with germanium-rich active layers & doped transition layers
|
|
US2014008700A1
|
|
Semiconductor device having germanium active layer with underlying diffusion barrier layer
|
|
US2012161105A1
|
|
Uniaxially strained quantum well device and method of making same
|
|
US2012074386A1
|
|
Non-planar quantum well device having interfacial layer and method of forming same
|
|
US2011140229A1
|
|
Techniques for forming shallow trench isolation
|
|
US2010035399A1
|
|
Method of forming self-aligned low resistance contact layer
|
|
US2009321834A1
|
|
Substrate fins with different heights
|
|
US2009206406A1
|
|
Multi-gate device having a T-shaped gate structure
|
|
US2009283922A1
|
|
Integrating high stress cap layer in high-k metal gate transistor
|
|
US2009085169A1
|
|
Method of achieving atomically smooth sidewalls in deep trenches, and high aspect ratio silicon structure containing atomically smooth sidewalls
|
|
US2009078982A1
|
|
Alpha hydroxy carboxylic acid etchants for silicon microstructures
|
|
US2009061611A1
|
|
Fabricating dual layer gate electrodes having polysilicon and a workfunction metal
|
|
US2009035911A1
|
|
Method for forming a semiconductor device having abrupt ultra shallow epi-tip regions
|
|
US2008315310A1
|
|
High k dielectric materials integrated into multi-gate transistor structures
|
|
US2007262451A1
|
|
Recessed workfunction metal in CMOS transistor gates
|
