|
US2014070841A1
|
|
Latch array utilizing through device connectivity
|
|
US2014075401A1
|
|
Bit slice elements utilizing through device routing
|
|
US2013265836A1
|
|
Weak bit detection in a memory through variable development time
|
|
US2013258790A1
|
|
Memory with redundant sense amplifier
|
|
US2013229877A1
|
|
Memory with bit line current injection
|
|
US2013223158A1
|
|
Memory with bit line capacitive loading
|
|
US2013223159A1
|
|
Memory with variable strength sense amplifier
|
|
US2012290274A1
|
|
Goal-driven search of a stochastic process using reduced sets of simulation points
|
|
US2013049805A1
|
|
One-of-n N-nary logic implementation of a storage cell
|
|
US2011202805A1
|
|
Pulse dynamic logic gates with mux-D scan functionality
|
