|
US2014254299A1
|
|
Robust memory start-up using clock counter
|
|
US2014254285A1
|
|
Temperature-based adaptive erase or program parallelism
|
|
US2014140161A1
|
|
Non-volatile memory robust start-up using analog-to-digital converter
|
|
US2013326285A1
|
|
Stress-based techniques for detecting an imminent read failure in a non-volatile memory array
|
|
US2012327720A1
|
|
Adaptive write procedures for non-volatile memory using verify read
|
|
US2012117307A1
|
|
Non-volatile memory (NVM) erase operation with brownout recovery technique
|
|
US2012072794A1
|
|
Non-volatile memory (NVM) with imminent error prediction
|
|
US2011107160A1
|
|
Time-based techniques for detecting an imminent read failure in a memory array
|
|
US2011107161A1
|
|
Threshold voltage techniques for detecting an imminent read failure in a memory array
|
|
US7545679B1
|
|
Electrical erasable programmable memory transconductance testing
|
