|
US2015160756A1
|
|
Hybrid capacitive touch system design and method
|
|
US2013307053A1
|
|
Memory transistor with multiple charge storing layers and a high work function gate electrode
|
|
US8592891B1
|
|
Methods for fabricating semiconductor memory with process induced strain
|
|
US2013175604A1
|
|
Nonvolatile charge trap memory device having a high dielectric constant blocking region
|
|
US8691648B1
|
|
Methods for fabricating semiconductor memory with process induced strain
|
|
US2012044197A1
|
|
Capacitive sensor arrangement
|
|
US2012044187A1
|
|
Capacitive touch screen
|
|
US8063434B1
|
|
Memory transistor with multiple charge storing layers and a high work function gate electrode
|
|
US2009152621A1
|
|
Nonvolatile charge trap memory device having a high dielectric constant blocking region
|
