|
US10079597B1
|
|
Circuit tuning scheme for fdsoi
|
|
US2016357898A1
|
|
Temperature-compliant integrated circuits
|
|
US9490317B1
|
|
Gate contact structure having gate contact layer
|
|
US2016266332A1
|
|
Optical die packaging
|
|
US2016254345A1
|
|
Metal-insulator-metal capacitor architecture
|
|
US2014167110A1
|
|
Partial poly amorphization for channeling prevention
|
|
US2015228656A1
|
|
REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL
|
|
US2015194344A1
|
|
Integrated circuits including selectively deposited metal capping layers on copper lines and methods for fabricating the same
|
|
US2015187909A1
|
|
Methods for fabricating multiple-gate integrated circuits
|
|
US2015179740A1
|
|
Transistor device with strained layer
|
|
US2015162439A1
|
|
Semiconductor device including a transistor having a low doped drift region and method for the formation thereof
|
|
US9023730B1
|
|
Methods for fabricating integrated circuits including generating e-beam patterns for directed self-assembly
|
|
US2015076654A1
|
|
Enlarged fin tip profile for fins of a field effect transistor (finfet) device
|
|
US2015035018A1
|
|
Devices and methods of forming bulk FinFETS with lateral seg for source and drain on dielectrics
|
|
US2015024584A1
|
|
Methods for forming integrated circuits with reduced replacement metal gate height variability
|
|
US2015001628A1
|
|
Semiconductor structure with improved isolation and method of fabrication to enable fine pitch transistor arrays
|
|
US2014353733A1
|
|
Protection of the gate stack encapsulation
|
|
US8877625B1
|
|
Methods of forming semiconductor devices with different insulation thicknesses on the same semiconductor substrate and the resulting devices
|
|
US2014330786A1
|
|
Computer-implemented methods and systems for revision control of integrated circuit layout recipe files
|
|
US2014264921A1
|
|
Through-silicon via with sidewall air gap
|
