|
GB201012566D0
|
|
Secure means for generating a specific key from unrelated parameters
|
|
GB201008544D0
|
|
Logic system with resistance to side-channel attack by exhibiting a closed clock-data eye diagram
|
|
GB201008550D0
|
|
Means to enhance the security of data in a communications channel
|
|
GB9714130D0
|
|
In situ memory characterisation tool
|
|
GB9710927D0
|
|
High density wafer probe card
|
|
GB9415567D0
|
|
Automatic control for memory cell programming
|
|
GB9415538D0
|
|
Memory lifetime enhancement mechanism
|
|
GB9415539D0
|
|
Bit resolution optimising mechanism
|
|
GB9415566D0
|
|
Improved cell charging mechanism
|
|
GB9412291D0
|
|
Process for matching partial memory devices for module integration
|
|
GB9411949D0
|
|
Tagging memory teat process
|
|
GB9411950D0
|
|
Memory test system
|
|
GB9411274D0
|
|
Memory system
|
|
GB9406872D0
|
|
Automatic telephone switching interface
|
|
GB9406224D0
|
|
Adaptive telephone interface
|
|
GB9405555D0
|
|
Anti-howl device with safety feature
|
|
GB9405211D0
|
|
Noise cancellation apparatus
|
|
GB9404724D0
|
|
Phase encoded storage device
|
|
GB9402172D0
|
|
Active memory card wallet
|
|
GB9402174D0
|
|
Novel pcmcia-type card case structure
|
