|
JP2011150774A
|
|
Stored multi-bit data characterized by multiple-dimensional memory states
|
|
DE102010051765A1
|
|
A package having an underfill material in a portion of an area between the package and a substrate or other package
|
|
JP2011081896A
|
|
Non-volatile sram cell that incorporates phase-change memory into cmos process
|
|
DE102010023957A1
|
|
Phase change memory cell and method for producing a phase change memory cell
|
|
TW201123196A
|
|
Bit error threshold and content addressable memory to address a remapped memory device
|
|
TW201115585A
|
|
Bit error threshold and remapping a memory device
|
|
DE102010019486A1
|
|
A method of operating a program in a storage device and wireless communication device
|
|
SG166735A1
|
|
Method and devices for controlling power loss
|
|
SG166730A1
|
|
Dedicated interface to factory program phase-change memories
|
|
SG162658A1
|
|
A non-volatile memory device capable of initiating transactions
|
|
TW201027674A
|
|
Integrating diverse transistors on the same wafer
|
|
US2010283533A1
|
|
Charge pump circuit and method
|
|
US2010165712A1
|
|
Method for low-stress multilevel reading of phase change memory cells and multilevel phase change memory
|
|
US2010164083A1
|
|
Protective thin film coating in chip packaging
|
|
US2010165713A1
|
|
Method for low power accessing a phase change memory device
|
|
WO2010041093A1
|
|
Virtualized ecc nand
|
|
CN102246238A
|
|
Reversing a potential polarity for reading phase-change cells to shorten a recovery delay after programming
|
