Power management circuit and method for integrated circuit with multiple power domains
US10804884B1
Voltage tolerant level shifter
US2020106457A1
Encoding and decoding architecture for high-speed data communication system and related physical layer circuit, transmitter and receiver and communication system thereof
US2019354495A1
Integrated circuit having lanes interchangeable between clock and data lanes in clock forward interface receiver
US2020252037A1
Load circuit of amplifier and driver circuit for supporting multiple interface standards
US2020210289A1
Error correcting system shared by multiple memory devices
TW201916016A
Memory device for releasing stress voltages
US2020082875A1
Method for assisting memory cell in access operation and operating memory cell, and memory device having assist circuit with predefined assist strength
US2018323952A1
Physical layer circuitry for multi-wire interface
CN109286396A
Physical layer circuit for multiple wire interface
TW201918805A
Physical layer circuitry for multi-wire interface
US2020014389A1
Clock generation circuit and associated circuitry
TWI668965B
Clock generating circuit and clock generation method
US2019158127A1
Encoding and decoding architecture for high-speed data communication system and related physical layer circuit, transmitter and receiver and communication system thereof
US10263715B1
Transmitter and a post-cursor compensation system thereof
US2019138488A1
Integrated circuits adaptable to interchange between clock and data lanes for use in clock forward interface receiver
US2018059159A1
Integrated circuit with clock detection and selection function and related method and storage device
US2018241382A1
Repetitive IO structure in a PHY for supporting C-PHY compatible standard and/or D-PHY compatible standard
